

1.5 inch PMOLED

SPECIFICATION

MODEL NAME: AHS2828GDEDF-15011

Date: 2014/07/30

| Customer Signature | | | | | | | |
|--------------------|-------------|-------------|--|--|--|--|--|
| Customer | | | | | | | |
| Approved Date | Approved By | Reviewed By | | | | | |
| | | | | | | | |

www.advancehightech.com sales@advancehightech.com Advance Hightech Solutions



Revised History

| Part Number | Revision | Revision Content | Revised on |
|--------------------|----------|--|-------------------|
| AHS2828GDEDF-15011 | Α | New | February 20, 2013 |
| AHS2828GDEDF-15011 | В | Page 1 Section 1.2 Add Module Size Page 7 Section 3.2 Revised DC characteristics | July 30, 2014 |
| | | | |



Contents

| Re | vision History | i |
|-----------|---|---------------|
| Co | ntents | ii |
| 1. | Basic Specifications | 1~5 |
| | 1.1 Display Specifications | 1 |
| | 1.2 Mechanical Specifications | |
| | 1.3 Active Area / Memory Mapping & Pixel Construction | 1 |
| | 1.4 Mechanical Drawing | 2 |
| | 1.5 Pin Definition | 3 |
| | 1.6 Block Diagram | 5 |
| | Absolute Maximum Ratings | |
| 3. | Optics & Electrical Characteristics | <i>7~11</i> |
| | 3.1 Optics Characteristics | |
| | 3.2 DC Characteristics | 7 |
| | 3.3 AC Characteristics | |
| | 3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics | 8 |
| | 3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics | 9 |
| | 3.3.3 Serial Interface Timing Characteristics (4-wire SPI) | 10 |
| | 3.3.4 Serial Interface Timing Characteristics (3-wire SPI) | 11 |
| 4. | Functional Specification | .2~14 |
| | 4.1 Commands | 12 |
| | 4.2 Power down and Power up Sequence | |
| | 4.2.1 Power up Sequence | 12 |
| | 4.2.2 Power down Sequence | 12 |
| | 4.3 Reset Circuit | 12 |
| | 4.4 Actual Application Example | 13 |
| 5. | Reliability | |
| | 5.1 Contents of Reliability Tests | |
| | 5.2 Failure Check Standard | 15 |
| 6. | Outgoing Quality Control Specifications1 | ! <i>6~19</i> |
| | 6.1 Environment Required | 16 |
| | 6.2 Sampling Plan | 16 |
| | 6.3 Criteria & Acceptable Quality Level | 16 |
| | 6.3.1 Cosmetic Check (Display Off) in Non-Active Area | |
| | 6.3.2 Cosmetic Check (Display Off) in Active Area | 18 |
| | 6.3.3 Pattern Check (Display On) in Active Area | 19 |
| 7. | Package Specifications | 20 |
| 8. | Precautions When Using These OEL Display Modules2 | |
| | 8.1 Handling Precautions | |
| | 8.2 Storage Precautions | 21 |
| | 8.3 Designing Precautions | |
| | 8.4 Precautions when disposing of the OEL display modules | |
| | 8.5 Other Precautions | 22 |
| ln. | pection Specifications | 23 |
| W | rranty | 23 |
| RΛ | /A | 23 |



1. Basic Specifications

1.1 Display Specifications

1) Display Mode : Passive Matrix

2) Display Color : 262,144 Colors (Maximum)

3) Drive Duty : 1/128 Duty

1.2 Mechanical Specifications

1) Outline Drawing : According to the annexed outline drawing


2) Number of Pixels : 128 (RGB) \times 128

3) Module Size : $33.80 \times 48.35 \times 1.60$ (mm)

4) Panel Size : $33.80 \times 34.00 \times 1.60$ (mm) including "Anti-Glare Polarizer"


5) Active Area : 26.855×26.864 (mm) 6) Pixel Pitch : 0.07×0.21 (mm) 7) Pixel Size : 0.045×0.194 (mm) 8) Weight : 3.75 (g) \pm 10%

1.3 Active Area / Memory Mapping & Pixel Construction





1.4 Mechanical Drawing





1.5 Pin Definition

| Pin Number | Symbol | I/O | Function | | | | |
|---------------|----------------|-----|---|--|--|--|--|
| Power Supply | | | | | | | |
| 27 | VCI | Р | Power Supply for Operation This is a voltage supply pin. It must be connected to external source & always be equal to or higher than V _{DD} & V _{DDIO} . | | | | |
| 26 | VDD | Р | Power Supply for Core Logic Circuit This is a voltage supply pin which is regulated internally from V_{CI} . A capacitor should be connected between this pin & V_{SS} under all circumstances. | | | | |
| 4 | VDDIO | Р | Power Supply for I/O Pin This pin is a power supply pin of I/O buffer. It should be connected to V _{CI} or external source. All I/O signal should have V _{IH} reference to V _{DDIO} . When I/O signal pins (BSO~BS1, DO~D7, control signals) pull high, they should be connected to V _{DDIO} . | | | | |
| 28 | VSS | Р | Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. | | | | |
| 2 | VCC | Р | Power Supply for OEL Panel This is the most positive voltage supply pin of the chip. It must be connected to external source. | | | | |
| Driver | | | | | | | |
| 22 | IREF | I | Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and V_{SS} . Set the current at 12.5 μ A maximum. | | | | |
| 3 | VCOMH | Р | Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor's ould be connected between this pin and Vss. Voltage Output Low Level for SEG Signal | | | | |
| | VSL | Р | This is segment voltage reference pin. External VSL is set as default. This pin has to connect with resistor and diode to ground. | | | | |
| External IC C | Control | • | . • | | | | |
| 24 23 | GPIO0 GPIO1 | I/O | General Purpose Input/Output This pin could be left open individually or has signal inputted/outputted. It is able to use as the external DC/DC converter circuit enabled/disabled control or other applications. | | | | |
| Interface | | | | | | | |
| 17 18 | BS0 BS1 | I | Communicating Protocol Select These pins are MCU interface selection input. See the following table: BS0 BS1 3-wire SPI 1 0 4-wire SPI 0 0 8-bit 68XX Parallel 1 1 1 8-bit 80XX Parallel 0 1 | | | | |
| 21 | RES# | I | Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation. | | | | |
| 19 | CS# | I | Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low. | | | | |
| 20 | D/C# | I | when CS# is pulled low. Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input a D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. When the pin is pulled high and serial interface mode is selected, the data at SDIN is treated as data. When it is pulled low, the data at SDIN will be transferred to the command register. When 3-wire serial mode is selected, this pin must be connected to V _{SS} . For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams. | | | | |




1.5 Pin Definition (Continued)

| Pin Number | Symbol | I/O | Function |
|--------------------|------------|-----|---|
| Interface (Co | ontinued) | | |
| 15 | E/RD# | I | Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. When serial mode is selected, this pin must be connected to V _{SS} . |
| 16 | R/W# | I | Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial mode is selected, this pin must be connected to V _{SS} . |
| 7~14 | D7~D0 | I/O | Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. Unused pins must be connected to V_{SS} except for D2 in serial mode. |
| 1, 30 6, 25, 29 | N.C. (GND) | - | Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit. Reserved Pin The N.C. pins between function pins are reserved for compatible and flexible design. |



1.6 Block Diagram



MCU Interface Selection : Base on BS0 and BS1 connection, showed as below table. Pins connected to MCU interface : D7~D0, E/RD#, R/W#, CS#, D/C#, and RES#

| | BS1 | BS0 | Interface | | | Data bus | | | | | Control bus | | | | | |
|--|-----|-----|------------|----|----|----------|----|----|----|------|-------------|-----|------|------|-------|------|
| | | | mode | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | CS# | D/C# | R/W# | E/RD# | RES# |
| | 0 | 0 | 4-wire SPI | 0 | 0 | 0 | 0 | 0 | NC | SDIN | SCLK | CS# | D/C# | 0 | 0 | RES# |
| | 0 | 1 | 3-wire SPI | 0 | 0 | 0 | 0 | 0 | NC | SDIN | SCLK | CS# | 0 | 0 | 0 | RES# |
| | 1 | 0 | 8bit 8080 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | CS# | D/C# | WR# | RD# | RES# |

8bit 6800 D7 D6 D5 D4 D3 D2 D1 D0 CS# D/C# R/W#

Note:

a. "0" is connected to VSS.

b. "1" is connected to VDD.

c. "NC" is non-connected.



2. Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit | Notes |
|------------------------------|--------------------|--------|----------|------|-------|
| Supply Voltage for Operation | V_{CI} | -0.3 | 4 | V | 1, 2 |
| Supply Voltage for Logic | V_{DD} | -0.5 | 2.75 | V | 1, 2 |
| Supply Voltage for I/O Pins | $V_{	extsf{DDIO}}$ | -0.5 | V_{CI} | V | 1, 2 |
| Supply Voltage for Display | V_{CC} | -0.5 | 16 | V | 1, 2 |
| Operating Temperature | T _{OP} | -40 | 70 | °C | 3 |
| Storage Temperature | T_{STG} | -40 | 85 | °C | 3 |
| Life Time (90 cd/m²) | | 10,000 | - | hour | 4 |
| Life Time (70 cd/m²) | | 13,500 | - | hour | 4 |
| Life Time (50 cd/m²) | | 20,000 | - | hour | 4 |

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4: V_{CC} = 13.0V, T_a = 25°C, 50% Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.



3. Optics & Electrical Characteristics

3.1 Optics Characteristics

| Characteristics | Symbol | Conditions | Min | Тур | Max | Unit |
|--------------------|-----------------|-------------|--------------|--------------|--------------|-------------------|
| Brightness | L _{br} | Note 5 | 70 | 90 | - | cd/m ² |
| C.I.E. (White) | (x) (y) | C.I.E. 1931 | 0.26 0.29 | 0.30 0.33 | 0.34 0.37 | |
| C.I.E. (Red) | (x) (y) | C.I.E. 1931 | 0.60 0.30 | 0.64 0.34 | 0.68 0.38 | |
| C.I.E. (Green) | (x) (y) | C.I.E. 1931 | 0.27 0.58 | 0.31 0.62 | 0.35 0.66 | |
| C.I.E. (Blue) | (x) (y) | C.I.E. 1931 | 0.10 0.12 | 0.14 0.16 | 0.18 0.20 | |
| Dark Room Contrast | CR | | - | >10,000:1 | - | |
| Viewing Angle | | | - | Free | - | degree |

^{*} Optical measurement taken at $V_{\text{CI}} = 2.8V$, $V_{\text{CC}} = 13.0V$. Software configuration follows Section 4.4 Initialization.

| DC Characteristics | | | A II = | | | |
|--|------------------------|--------------------------------|-----------------------|------|-----------------------|------|
| Characteristics | Symbol | Conditions | Min | Тур | Max | Unit |
| Supply Voltage for Operation | V_{CI} | | 2.4 | 2.8 | 3.5 | V |
| Supply Voltage for Logic | V _{DD} | | 2.4 | 2.5 | 2.6 | ٧ |
| Supply Voltage for I/O Pins | V_{DDIO} | | 1.65 | 1.8 | V_{CI} | |
| Supply Voltage for Display | V _{CC} | Note 5 | 12.5 | 13.0 | 13.5 | |
| High Level Input | V_{IH} | | $0.8 \times V_{DDIO}$ | - | $V_{	extsf{DDIO}}$ | ٧ |
| Low Level Input | $V_{ m IL}$ | | 0 | - | $0.2 \times V_{DDIO}$ | ٧ |
| High Level Output | V_{OH} | $I_{out} = 100 \mu A, 3.3 MHz$ | $0.9 \times V_{DDIO}$ | - | $V_{	extsf{DDIO}}$ | ٧ |
| Low Level Output | V _{OL} | $I_{out} = 100 \mu A, 3.3 MHz$ | 0 | - | $0.1 \times V_{DDIO}$ | V |
| Operating Current for V_{CI} | ${f I}_{\sf CI}$ | | - | 240 | 300 | μA |
| | | Note 6 | | 17.6 | 22.0 | mA |
| Operating Current for V_{CC} | I_{CC} | Note 7 | _ | 23.2 | 29.0 | mA |
| | | Note 8 | _ | 33.4 | 42.0 | mA |
| Sleep Mode Current for V _{CI} | I _{CI, SLEEP} | | _ | 2 | 10 | μA |
| Sleep Mode Current for V _{CC} | $I_{\text{CC, SLEEP}}$ | | - | 2 | 10 | μA |

Note 5: Brightness (L_{br}) and Supply Voltage for Display (V_{CC}) are subject to the change of the panel characteristics and the customer's request.

Note 6: V_{CI} = 2.8V, V_{CC} = 13.0V, 30% Display Area Turn on.

Note 7: V_{CI} = 2.8V, V_{CC} = 13.0V, 50% Display Area Turn on.

Note 8: V_{CI} = 2.8V, V_{CC} = 13.0V, 100% Display Area Turn on.


^{*} Software configuration follows Section 4.4 Initialization.



3.3 AC Characteristics

3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

| Symbol | Description | Min | Max | Unit |
|------------------------------------|---|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 300 | - | ns |
| t _{AS} | Address Setup Time | 10 | _ | ns |
| t _{AH} | Address Hold Time | 0 | _ | ns |
| t _{DSW} | Write Data Setup Time | 40 | _ | ns |
| t _{DHW} | Write Data Hold Time | 7 | _ | ns |
| t _{DHR} | Read Data Hold Time | 20 | - | ns |
| t _{OH} | Output Disable Time | - | 70 | ns |
| t _{ACC} | Access Time | - | 140 | ns |
| DW | Chip Select Low Pulse Width (Read) | 120 | | |
| PW _{CSL} | Chip Select Low Pulse Width (Write) | 60 | _ | ns |
| DIA | Chip Select High Pulse Width (Read) | 60 | | |
| PW _{CSH} | Chip Select High Pulse Width (Write) | 60 | _ | ns |
| tR | Rise Time | | 15 | ns |
| t _F | Fall Time | - | 15 | ns |
| * (V _{CI} V _{SS} | 2.4V to 3.5V, V _{DDIO} - V _{SS} = 1.65V to V _{Cr} , T _a = 25°C) | | | |




* (1) When 8-bit Used: D[7:0] Instead




3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:

| Symbol | Description | Min | Max | Unit |
|--------------------|--------------------------------------|-----|-------------|------|
| t _{cycle} | Clock Cycle Time | 300 | - | ns |
| t _{AS} | Address Setup Time | 10 | - | ns |
| t _{AH} | Address Hold Time | 0 | - | ns |
| t_{DSW} | Write Data Setup Time | 40 | - | ns |
| t _{DHW} | Write Data Hold Time | 7 | - | ns |
| t_{DHR} | Read Data Hold Time | 20 | - | ns |
| t _{OH} | Output Disable Time | - | 70 | ns |
| t _{ACC} | Access Time | - | 140 | ns |
| t _{PWLR} | Read Low Time | 150 | - | ns |
| t _{PWLW} | Write Low Time | 60 | - | ns |
| t _{PWHR} | Read High Time | 60 | - | ns |
| t _{PWHW} | Write High Time | 60 | - | ns |
| t _{CS} | Chip Select Setup Time | 0 | - | ns |
| CSH | Chip Select Hold Time to Read Signal | 0 | \bigwedge | ns |
| tcsf | Chip Select Hold Time | 20 | | ns |
| tR | Rise Time | - | 15 | ns |
| t _F | Fall Time | | 15 | ns |

* (V_{CI} - V_{SS} = 2.4V to 3.5V, V_{DDIO} - V_{SS} = 1.65V to V_{CI} , T_a = 25°C)










3.3.3 Serial Interface Timing Characteristics: (4-wire SPI)

| Symbol | Description | Min | Max | Unit |
|--------------------|------------------------|-----|-----|------|
| t _{cycle} | Clock Cycle Time | 50 | - | ns |
| t _{AS} | Address Setup Time | 15 | - | ns |
| t _{AH} | Address Hold Time | 15 | - | ns |
| t_{CSS} | Chip Select Setup Time | 20 | - | ns |
| t _{CSH} | Chip Select Hold Time | 10 | - | ns |
| t _{DSW} | Write Data Setup Time | 15 | - | ns |
| t_{DHW} | Write Data Hold Time | 15 | - | ns |
| t _{CLKL} | Clock Low Time | 20 | - | ns |
| t _{CLKH} | Clock High Time | 20 | - | ns |
| t _R | Rise Time | - | 15 | ns |
| t _F | Fall Time | - | 15 | ns |

^{* (} V_{CI} - V_{SS} = 2.4V to 3.5V, V_{DDIO} - V_{SS} = 1.65V to V_{CI} , T_a = 25°C)






3.3.4 Serial Interface Timing Characteristics: (3-wire SPI)

| Symbol | Description | Min | Max | Unit |
|-------------------|------------------------|-----|-----|------|
| t_{cycle} | Clock Cycle Time | 50 | - | ns |
| t_{CSS} | Chip Select Setup Time | 20 | - | ns |
| t_{CSH} | Chip Select Hold Time | 10 | - | ns |
| t _{DSW} | Write Data Setup Time | 15 | - | ns |
| t_{DHW} | Write Data Hold Time | 15 | - | ns |
| t _{CLKL} | Clock Low Time | 20 | - | ns |
| t _{CLKH} | Clock High Time | 20 | - | ns |
| t_R | Rise Time | - | 15 | ns |
| t _F | Fall Time | - | 15 | ns |

^{* (} V_{CI} - V_{SS} = 2.4V to 3.5V, V_{DDIO} - V_{SS} = 1.65V to V_{CI} , T_a = 25°C)






4. Functional Specification

4.1 Commands


Refer to the Technical Manual for the SSD1351

4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.



- 1. Power up V_{CI} / V_{DDIO}
- 2. Send Display off command
- 3. Initialization
- 4. Clear Screen
- 5. Power up V_{CC}
- 6. Delay 200ms (When V_{CC} is stable)
- 7. Send Display on command




4.2.2 Power down Sequence:1. Send Display off commar



3 Delay 100ms (When V_{CC} is reach 0 and panel is completely discharges)

4. Power down V_{CI} / V_{DDIO}



Note 9:

- 1) Since an ESD protection circuit is connected between V_{CI} , V_{DDIO} and V_{CC} inside the driver IC, V_{CC} becomes lower than V_{CI} whenever V_{DD} , V_{DDIO} is ON and V_{CC} is OFF.
- 2) V_{CC} should be kept float (disable) when it is OFF.
- 3) Power Pins $(V_{DD}, V_{DDIO}, V_{CC})$ can never be pulled to ground under any circumstance.
- 4) V_{CI} , V_{DDIO} should not be power down before V_{CC} power down.

4.3 Reset Circuit

When RES# input is low, the chip is initialized with the following status:


- 1. Display is OFF
- 2. 128(RGB)×128 Display Mode
- 3. Normal segment and display data column and row address mapping (SEG0 mapped to column address 00h and COM0 mapped to row address 00h)
- 4. Display start line is set at display RAM address 0
- 5. Column address counter is set at 0
- 6. Normal scan direction of the COM outputs
- 7. Command A2h, B1h, B3h, BBh, BEh are locked by command FDh



4.4 Actual Application Example

Command usage and explanation of an actual example

<Power up Sequence>



(1) This command could be programmable to fit various applications.

0xB4 ⇒ 262,144 Colors Mode 0x74 ⇒ 65,536 Colors Mode


Others \Rightarrow Please contact us for further information.






If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


<Power down Sequence>



<Entering Sleep Mode>



<Exiting Sleep Mode>





5. Reliability

5.1 Contents of Reliability Tests

| Item | Conditions | Criteria |
|-------------------------------------|--|---------------------------------|
| High Temperature Operation | 70°C, 240 hrs | |
| Low Temperature Operation | -40°C, 240 hrs | |
| High Temperature Storage | 85°C, 240 hrs | The operational functions work. |
| Low Temperature Storage | -40°C, 240 hrs | |
| High Temperature/Humidity Operation | 60°C, 90% RH, 120 hrs | |
| Thermal Shock | -40°C ⇔ 85°C, 24 cycles 60 mins dwell | |

^{*} The samples used for the above tests do not include polarizer.

5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.



^{*} No moisture condensation is observed during tests.



6. Outgoing Quality Control Specifications

6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature: $23 \pm 5^{\circ}\text{C}$ Humidity: $55 \pm 15\%$ RH

Fluorescent Lamp: 30W
Distance between the Panel & Lamp: ≥ 50cm
Distance between the Panel & Eyes of the Inspector: ≥ 30cm
Finger glove (or finger cover) must be worn by the inspector.

Inspection table or jig must be anti-electrostatic.

6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E

6.3 Criteria & Acceptable Quality Level

| Partition AQL | | Definition |
|---------------|------|---|
| Major | 0.65 | Defects in Pattern Check (Display On) |
| Minor | 1.0 | Defects in Cosmetic Check (Display Off) |
| | | |

5.3.1 Cosmetic Check (Display Off) in Non-Active Area

| Check Item | Classification | Criteria |
|------------------------|----------------|---|
| Panel General Chipping | Minor | X > 6 mm (Along with Edge) Y > 1 mm (Perpendicular to edge) |



6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

| Check Item | Classification | Criteria |
|--|----------------|---------------------------------------|
| Panel Crack | Minor | Any crack is not allowable. |
| Copper Exposed (Even Pin or Film) | Minor | Not Allowable by Naked Eye Inspection |
| Film or Trace Damage Terminal Lead Prober Mark | Minor | |
| Glue or Contamination on Pin (Couldn't Be Removed by Alcohol) | Minor | |
| Ink Marking on Back Side of panel (Exclude on Film) | Acceptable | Ignore for Any |





6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.

| Check Item | Classification | Crite | eria |
|---|----------------|---|--------------------------|
| Any Dirt & Scratch on Polarizer's Protective Film | Acceptable | Ignore for not Aff | ect the Polarizer |
| Scratches, Fiber, Line-Shape Defect (On Polarizer) | Minor | $W \le 0.1$ W > 0.1 $L \le 2$ L > 2 | Ignore $n \le 1$ $n = 0$ |
| Dirt, Black Spot, Foreign Material, (On Polarizer) | Minor | Φ ≤ 0.1 0.1 < Φ ≤ 0.25 0.25 < Φ | Ignore $n \le 1$ $n = 0$ |
| Dent, Bubbles, White spot (Any Transparent Spot on Polarizer) Fingerprint, Flow Mark (On Polarizer) | Minor Minor | $\Phi \le 0.5$ Ignore if no Influ $0.5 < \Phi$ Not Allo | n = 0 |

Protective film should not be tear off when cosmetic check. ** Definition of W & L & Φ (Unit: mm): $\Phi = (a + b) / 2$








6.3.3 Pattern Check (Display On) in Active Area

| Check Item | Classification | Criteria |
|---|----------------|---------------|
| No Display | Major | Not Allowable |
| Bright Line | Major | |
| Missed Line Pixel Short | Major Major | |
| Darker Pixel | Major | \odot |
| Wrong Display | Major | |
| Un-Uniform (Luminance Variation within a Display) | Major | |



7. Package Specifications



| Item | | Quantity | | |
|---------------|-----|---------------------|--|--|
| Module | | 480 per Primary Box | | |
| Holding Trays | (A) | 15 | per Primary Box | |
| Total Trays | (B) | 16 | per Primary Box (Including 1 Empty Tray) | |
| Primary Box | (C) | 1~4 | per Carton (4 as Major / Maximum) | |




8. Precautions When Using These OEL Display Modules

8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalent
 - Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- * Water
- * Ketone
- * Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handing OEL display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OEL display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

8.2 Storage Precautions

1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high





humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped from AHS.

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the V_{IL} and V_{IH} specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (V_{CI}). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SSD1351 * Connection (contact) to any other potential than the above may lead to rupture of the IC.

8.4 Precautions when disposing of the OEL display modules

 Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
 - Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.
 - * Pins and electrodes
 - * Pattern layouts such as the COF & FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.
 - * Design the product and installation method so that the OEL driver may be shielded from light in actual usage.
 - * Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.





■ Inspection Specifications

The buyer (customer) shall inspect the modules within twenty calendar days since the delivery date (the "inspection period") at its own cost. The results of the inspection (acceptance or rejection) shall be recorded in writing, and a copy of this writing will be promptly sent to the seller.

The buyer may, under commercially reasonable reject procedures, reject an entire lot in the delivery involved if, within the inspection period, such samples of modules within such lot show an unacceptable number of defects in accordance with this incoming inspection standards, provided however that the buyer must notify the seller in writing of any such rejection promptly, and not later than within three business days of the end of the inspection period.

Should the buyer fail to notify the seller within the inspection period, the buyer's right to reject the modules shall be lapsed and the modules shall be deemed to have been accepted by the buyer.

■ Warranty

AHS warrants to you, the original purchaser, that each of its products will be free from defects in materials and workmanship for one year from the date of purchase.

AHS will be limited to replace or repair any of its module which is found and confirmed defective electrically or visually when inspected in accordance with AHS general module inspection standard.

This warranty does not apply to any products which have been on customer's production line, repaired or altered by persons other than repair personnel authorized AHS, or which have been subject to misuse, abuse, accident or improper installation. AHS assumes no liability under the terms of this warranty as a consequence of such events.

If an AHS product is defective, it will be repaired or replaced at no charge during the warranty period. For out-of-warranty repairs, you will be billed according to the cost of replacement materials, service time and freight. In returning the modules, they must be properly packaged with original package; there should be detailed description of the failures or defect.

■ RMA

Products purchased through AHS and under warranty may be returned for replacement. Contact sales@advancehightech.com for RMA number and procedures.



Office Locations



Advance Hightech Solutions Inc. www.advancehightech.com sales@advancehightech.com

Office: +1 510 4719900 Cell: +1 512 9818493

Address: 24301 Southland Drive, Suite B9, Hayward

CA 94545, USA



Wah Lee Industrial Corp. www.wahlee.com katrina@wahlee.com neko.huang@wahlee.com

Office: +886 03 6205899 ext. 23578

Cell: +886 975723578

Address: 18F, No.8, Zihciang S. Rd., Jhubei,

Hsinchu 302, Taiwan, R.O.C.

